## Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application.

## Listing of Claims

- 1-31. (Cancelled)
- 32. (New) A method comprising:

  providing a substrate; and

  providing a first strained layer disposed above the substrate, the first strained layer having
  an average surface roughness of no more than approximately 2 nm.
- 33. (New) The method of claim 32, wherein the substrate comprises Si.
- 34. (New) The method of claim 32, wherein the first strained layer comprises Si or Ge.
- 35. (New) The method of claim 32, wherein the first strained layer is tensilely strained.
- 36. (New) The method of claim 32, wherein the first strained layer is compressively strained.
- 37. (New) The method of claim 32, wherein the first strained layer has a surface roughness of less than approximately 0.77 nm.
- 38. (New) The method of claim 32, further comprising providing an insulator layer disposed beneath the first strained layer.
- 39. (New) The method of claim 38, wherein the insulator layer comprises SiO<sub>2</sub>.
- 40. (New) The method of claim 38, wherein the step of providing an insulator layer comprises wafer bonding.
- 41. (New) The method of claim 32, further comprising providing a relaxed layer disposed beneath the strained layer.

Page 4 of 8

- 42. (New) The method of claim 41, wherein the relaxed layer has an average surface roughness of less than approximately 2 nm.
- 43. (New) The method of claim 42, further comprising planarizing the relaxed layer to reduce surface roughness.
- 44. (New) The method of claim 41, wherein the step of providing a relaxed layer comprises epitaxial growth.
- 45. (New) The method of claim 41, wherein the step or providing a relaxed layer comprises wafer bonding.
- 46. (New) The method of claim 41, wherein the relaxed layer comprises SiGe.
- 47. (New) The method of claim 46, wherein the substrate comprises a graded-composition SiGe layer.
- 48. (New) The method of claim 46, wherein the relaxed layer has an average surface roughness of less than approximately 0.77 nm.
- 49. (New) The method of claim 46, further comprising providing a regrown SiGe layer on the relaxed layer.
- 50. (New) The method of claim 49, wherein the regrown layer has a thickness of less than approximately 2  $\mu$ m.
- 51. (New) The method of claim 49, wherein the regrown layer has a thickness of less than approximately  $0.5 \mu m$ .
- 52. (New) The method of claim 49, wherein the regrown layer is substantially lattice-matched to the relaxed layer.
- 53. (New) The method of claim 32, further comprising providing a second strained layer disposed above the first strained layer.

Page 5 of 8

- 54. (New) The method of claim 32, further comprising providing a spacer layer disposed above the first strained layer.
- 55. (New) The method of claim 54, wherein the spacer layer has a thickness of less than approximately 5 nm.
- 56. (New) The method of claim 54, wherein the first strained layer comprises Ge and the spacer layer consists essentially of Si.
- 57. (New) The method of claim 54, further comprising providing a second strained layer disposed above the spacer layer.
- 58. (New) The method of claim 57, further comprising providing a gate stack disposed above the second strained layer.
- 59. (New) The method of claim 54, wherein the spacer layer comprises Ge.
- 60. (New) The method of claim 54, further comprising providing a gate stack disposed above the spacer layer.
- 61. (New) The method of claim 60, further comprising providing supply layer dopants located in the spacer layer.
- 62. (New) The method of claim 61, wherein the supply layer dopants are provided by implantation.
- 63. (New) The method of claim 60, further comprising providing supply layer dopants located below the strained layer.
- 64. (New) The method of claim 63, wherein the supply layer dopants are provided by implantation.
- 65. (New) The method of claim 32, wherein the first strained layer has an average surface roughness of less than approximately 0.77 nm.

Page 6 of 8

- 66. (New) The method of claim 32, further comprising providing a gate stack disposed above the first strained layer.
- 67. (New) The method of claim 66, further comprising providing device isolation regions.
- 68. (New)The method of claim 67, wherein the device isolation regions are STI regions.
- 69. (New) The method of claim 67, wherein the device isolation regions are LOCOS regions.
- 70. (New) The method of claim 66, further comprising providing metal silicide regions.
- 71. (New) The method of claim 70, wherein the metal silicide regions comprise alloyed metal-SiGe.
- 72. (New) The method of claim 70, wherein the metal is selected from the group consisting of: Ti, Co, and Ni
- 73. (New) The method of claim 70, wherein the step of providing metal silicide regions comprises deposition followed by annealing.
- 74. (New) The method of claim 70, further comprising providing source and drain contact areas.
- 75. (New) The method of claim 74, further comprising providing an additional SiGe or Ge layer in the source and drain contact areas prior to providing metal silicide regions.
- 76. (New) The method of claim 75, further comprising providing an additional Si layer above the SiGe or Ge layer prior to providing metal silicide regions.
- 77. (New) The method of claim 32, wherein the step of providing a strained layer comprises epitaxial growth.
- 78. (New) The method of claim 32, wherein the step of providing a strained layer comprises wafer bonding.